Abstract: An enhanced 3 × VDD-tolerant ESD clamp circuit with stacked configuration was presented. Four transistors were added in this design to transfer bias voltages or ESD voltages. This circuit was simulated in 0.18 µm silicon-on-insulator (SOI) CMOS process and 28 nm HKMG CMOS technology. Spectre-simulation results showed that the ESD discharge current is increased by 2 times and the discharge current is decreased to nA magnitudes compared to the conventional circuit.
Introduction
With the development of CMOS process, the thickness of gate-oxide has been scaled down and the power supply has been decreased to improve circuit performance [1, 2] . In the ICs whole system integration, I/O buffers with low voltage devices drive or receive high-voltage signals when they communicate with other ICs. And the overstress voltage is an important parameter in I/O buffers with thinner gate oxide [3, 4] . To solve gate-oxide reliability issue without using additional masks and special devices, the three-stage stacked NMOS configuration of a RC-triggered power clamp circuit is widely used in the mixed-voltage I/O buffers. However, the small electrostatic discharge (ESD) robustness and large leakage current lower its performance [5, 6, 7] . In this report, an enhanced ESD protection design for the 3 Â VDD-tolerant mixed-voltage I/O buffer is proposed. It was also simulated in 0.18 µm silicon-on-insulator (SOI) CMOS technology and the Semiconductor Manufacturing International Corporation (SMIC) 28 nm HKMG (high-k metal-gate) CMOS technology, respectively.
Conventional three-stage stacked NMOS configuration
A conventional three-stage stacked NMOS configuration [8, 9, 10, 11] is shown in Fig. 1 . Under normal circuit operation, V A (voltage on node A) = V B0 = 2VDD, V B (voltage on node B) = V B1 = VDD, V C (voltage on node C) = 0. In this condition, the big NMOS transistors M0, M1 and M2 are turned off. Under positive ESD stress, the RC detection circuit can't follow the change of the voltage on ESD bus. Thus, node d, e and f are kept in low voltage state and node A, B and C are charged to high voltages.
In this case, the big NMOS transistors M0, M1 and M2 are turned on to discharge ESD current. The on-resistance (r on ) of big NMOS transistors can be expressed as
where (V GS À V TH ) is the overdrive voltage, W and L represent the big NMOS transistors' width and length respectively. The low ESD discharge current is mainly caused by the large on-resistance of big NMOS transistors in conventional stacked configuration. Therefore, it's favorable to have a high enough overdrive voltage of the big NMOS transistors to limit the r on . A modified 3 Â VDD-tolerant ESD clamp circuit is shown in section 3, which can increase overdrive voltages and reduce leakage current.
3 Proposed 3ÂVDD-tolerant ESD clamp circuit
The proposed enhanced 3 Â VDD-tolerant ESD clamp circuit is shown in Fig. 2 . The RC time constant is around ∼1 us to distinguish ESD stress events from the normal circuit operating condition. Since voltages between each two adjacent nodes of devices do not exceed VDD, the ESD circuit is free from the gate-oxide reliability issue under normal condition. Refer to equation (1), in the proposed circuit the on-resistances (r on ) of big NMOS transistors (M1, M2) are reduced due to larger gate voltages, though the dimensions remain the same. The reduced on-resistances (r on ) make the voltage level on node k decrease. Then the V GS of M0 working in saturation region can be increased. Therefore, the discharge current can be expressed as
where V GS of M0 is effectively increased from VDD-V SDp (in conventional circuit) to 3VDD-V DSM1 -V DSM2 (in the proposed circuit). shown in Fig. 3 .
Under positive ESD condition, the discharge current is increased from 1.75 A in the conventional circuit to 3.48 A in the proposed circuit as shown in Fig. 3(a) . Fig. 3(a) inset if the turnon current was set as 20 mA. This circuit can turn on timely. In addition, the delay time for the current to reach 1.75 A is promoted from 10.64 ns in the conventional circuit to 8.75 ns in the enhanced one, indicating a faster turn-on speed.
Under normal condition, Fig. 3(b) shows that the voltage values of internal ESD bus, node A, B, C, k and m are 5.4 V, 3.6 V, 1.8 V, 0 V, 3.6 V and 1.8 V respectively. The big NMOS transistors are turned off. The leakage current (I 1 ) caused by dividers is only 2 pA and the total leakage current is reduced from 64 µA (I con ) in conventional circuit to 22 nA (I pro ) in proposed circuit. This circuit has been simulated under different corners: ff, tt, ss. The max and minimum discharge currents are 3.61 A and 3.34 A respectively. The dimensions of R, C, transistors MP0, MP1, MN0 and MN1 are shown in Table I . This proposal ESD circuit is Fig. 4(a) inset. This circuit can turn on timely. The delay time for the current to reach 2.14 A is promoted from 10.21 ns in the conventional circuit to 8.76 ns in the enhanced one, indicating a faster turn-on speed.
Under normal circuit operation, the voltage levels of internal ESD bus, node A, B and C are shown in Fig. 4(b) . The big NMOS transistors are kept in off state. And the leakage current caused by the dividers (NMOS transistors) is only 81 pA far less than 106.1 µA in conventional circuit. And the total leakage current of this proposed circuit is just 37 nA. This enhanced circuit's ESD level is speculated to be 
Conclusion
In this paper, an enhanced stacked ESD clamp circuit is proposed to keep low leakage currents under normal circuit operation. This modified circuit was simulated in 28 nm HKMG CMOS technology and 0.18 µm SOI CMOS process to verify the promoted ESD robustness. In both processes, the discharge current in the proposed circuit is 2 times higher than the conventional circuit.
